GAL16V8D-15LP Programmable Logic Device IC

The GAL16V8D, GAL16V8D-15LP, 16V8 Are at 3.5 ns maximum propagation delay time, combines a high performance CMOS process with Electrically Erasable (E2) floating gate technology to provide the highest speed performance available in the PLD market. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently. The generic architecture provides maximum design flexibility by allowing the Output Logic Macro cell (OLMC) to be configured by the user. An important subset of the many architecture configurations possible with the GAL16V8 are the PAL architectures listed in the table of the macro cell description section.

The GAL16V8 devices are capable of emulating any of these PAL architectures with full function/fuse map/parametric compatibility. Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

Features:

— 3.5 ns Maximum Propagation Delay

— Fmax = 250 MHz

— 3.0 ns Maximum from Clock Input to Data Output

— UltraMOS® Advanced CMOS Technology

— 75mA Typ Icc on Low Power Device

— 45mA Typ Icc on Quarter Power Device

— Reconfigurable Logic

— Reprogrammable Cells

— 100% Tested/100% Yields

— High Speed Electrical Erasure (<100ms)

— 20 Year Data Retention

— Maximum Flexibility for Complex Logic Designs

— Programmable Output Polarity

— Also Emulates 20-pin PAL® Devices with Full Function/Fuse Map/Parametric Compatibility

— 100% Functional Testability

Applications:

— DMA Control

— State Machine Control

— High Speed Graphics Processing

— Standard Logic Speed Upgrade

Packing List:

1Pc * GAL16V8D Programmable Logic Device IC